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需求。同时，作为 CPU 私有缓存的高速缓存（cache）的数量也随着 CPU 核数






































Large-scale chip-multiprocessors contain many CPU cores. These CPU cores 
work tegother to deal with the same task. Given that shared buses scale poorly on 
performance and P2P links scale poorly on area and energy. With the increasing of the 
on-chip CPU cores number, the conventional bus or P2P connection are unsuitable for 
large-scale chip-multiprocessors. On the other side, since chip-multiprocessors use 
cache as the private data buffers, the number of cache also increases with the 
increasing of the on-chip CPU cores number. The conventional cache is also 
unsuitable for large-scale chip-multiprocessors. For dealing with these key technical 
problems, this paper researches the low-power cache technology, the on-chip network 
technology, and the reconfigurable on-chip network technology. The main research 
content and key innovation are described as following: 
(1) The power consumption model for the memory subsystem of microprocessor 
is proposed. Based on this power consumption model, the dynamic relocation cache 
(DR cache) is proposed. DR cache uses trace based storage scheme to store 
instructions. For every incoming instruction, the DR cache assigns a new trace 
address according to the instruction execution sequence, then maps the trace address 
with the compiling address by the dynamic address mapping module. Furthermore, 
the “First in First replace” strategy is used to make sure the trace based storage 
scheme is still used even though the cache memory is full. 
(2) The hybrid circuit-switched (HCS) on-chip network is proposed. By mapping 
the AMBA (Advanced Microcontroller Bus Architecture) protocol onto the on-chip 
protocol through an AMBA wrapper, the HCS network is AMBA compatible. The 
HCS network is composed of bufferless switches, pipeline channels, and network 
interfaces. Furthermore, packets are transferred in a hybrid transmission scheme. If a 
message has only one packet, the transmission scheme for this message is packet 
switching. Conversely, if a message contains multiple packets, the transmission 














(3) An on-chip network with regular reconfigurable topology (RROCN) is 
proposed. Through the constructive algorithm and reconfiguration scheme, the 
RROCN can dynamicly construct any regular topology under the maximum topology 
constrains. Then, by using the modified XY routing algorithm with self-adaptive 
feature, the packets can correctly reach its destination in any reconfiguration topology 
structure. 
Finally, based on the technologies and schemes proposed in this paper, a 64-core 
chip-multiprocessor with on-chip network is design, and then implemented in a Xilinx 
Virtex 7 FPGA. 
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CMPs 在单芯片上集成了多个 CPU 核，各 CPU 可以相对独立的运行程序及
访问外设，并通过片上通讯结构进行快速的消息传递。美国斯坦福大学 Hydra
课题组是较早进行 CMPs 研究的课题组之一，并在 1996 年研究开发了 Hydra 处
理器[12]。Hydra 处理器集成了 4 个 MIPS CPU 核，每个 CPU 核拥有私有的一级
指令和数据高速缓存（cache），并通过总线结构共享二级 cache。随后，CMPs
也逐渐被商业公司所重视，SUN，IBM 等公司将 CMPs 的思想引入到高性能商
用服务器的微处理器设计中。其中，IBM 与 Sony、Toshiba 于 2001 年合作推出




系列微处理器[14]以及 AMD 公司的 Athlon 系列微处理器[15]均采用 crossbar 作
为通讯结构。 
当片上多核微处理器的 CPU 核数目增大到一定程度时（如 64 核或更多），
无论是共享总线还是交叉开关都无法在合理的面积和功耗约束下满足系统对通
讯带宽的需求[16-17]。因此，大规模 CMPs（如 Intel SCC[18]和 TILEPro64[19]）
需要一种更加灵活且高效的互联结构来满足多核之间的通讯需求。在另一方面，
大规模 CMPs 中集成了大量的 CPU 核，而 CPU 核中的 cache 将会消耗大量的能
量[20-22]。在嵌入式系统的低功耗需求以及芯片的封装散热限制下，大规模CMPs
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